

## Computer Architecture / Course Description

<b>1. Course Name:</b>					
Computer Architecture					
<b>2. Course Code:</b>					
CSCL3224					
<b>3. Semester / Year:</b>					
Third					
<b>4. Description Preparation Date:</b>					
Each year there is a minor modification to be up to date (5-2-2024)					
<b>5. Available Attendance Forms:</b>					
theoretical and practical					
<b>6. Number of Credit Hours (Total) / Number of Units (Total)</b>					
4 hours weekly (2 theoretical and 2 practical) totally $4 \times 15 = 60$ hours Units=3					
<b>7. Course administrator's name (mention all, if more than one name)</b>					
Name: Raheem Abdul Sahib Ogla ,Mustafa T. , Eman S. Mahmood Email: <a href="mailto:Raheem.a.Ogla@uotechnology.edu.iq">Raheem.a.Ogla@uotechnology.edu.iq</a> <a href="mailto:mustafa.t.abd@uotechnology.edu.iq">mustafa.t.abd@uotechnology.edu.iq</a> <a href="mailto:110036@uotechnology.edu.iq">110036@uotechnology.edu.iq</a>					
<b>8. Course Objectives</b>					
<b>Course Objectives</b>	<ol style="list-style-type: none"> <li>1. To impart basic concepts of computer architecture and organization,</li> <li>2. To explain key skills of constructing cost-effective computer systems.</li> <li>3. To familiarize the basic CPU organization.</li> <li>4. To help students in understanding various memory devices. To facilitate students in learning IO communication</li> </ol>				
<b>9. Teaching and Learning Strategies</b>					
<b>Strategy</b>	The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.				
<b>10. Course Structure</b>					
<b>Week</b>	<b>Hours</b>	<b>Required Learning Outcomes</b>	<b>Unit or subject name</b>	<b>Learning method</b>	<b>Evaluation method</b>
1	4	1,2,3, and 4	INTRODUCTION COMPUTER ARCHITECTURE	Presentation writing board	Formative/ Summative assessment

2	4	1,2,3, and 4	<b>STRUCTURE OF COMPUTERS</b>	Presentation writing board	Formative/ Summative assessment
3	4	1,2,3, and 4	Performance, Multiprocessor and Multicomputer, Data representation, Fixed and Floating point, Error detection and correction codes	Presentation writing board	Formative/ Summative assessment
4	4	1,2,3, and 4	<b>BASIC COMPUTER ORGANIZATION AND DESIGN:</b>	Presentation writing board	Formative/ Summative assessment
5	4	1,2,3, and 4	Timing and Control, Memory Reference Instructions, Input Output and interrupt. Central processing unit:	Presentation writing board	Formative/ Summative assessment
6	4	1,2,3, and 4	Stack organization, Instruction Formats, Addressing Modes, Data Transfer and Manipulation Complex Instruction Set Computer (CISC) Reduced Instruction Set Computer (RISC), CISC vs RISC	Presentation writing board	Formative/ Summative assessment
7	4	1,2,3, and 4	<b>REGISTER TRANSFER AND MICRO-OPERATIONS</b> Register Transfer Language, Register Transfer, Bus and Memory Transfers,	Presentation writing board	Formative/ Summative assessment
8	4	1,2,3, and 4	<b>REGISTER TRANSFER AND MICRO-OPERATIONS</b> Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logic shift unit.	Presentation writing board	Formative/ Summative assessment
9	4	1,2,3, and 4	<b>MICRO-PROGRAMMED CONTROL:</b> Control Memory, Address Sequencing	Presentation writing board	Formative/ Summative assessment
10	4	1,2,3, and 4	<b>MICRO-PROGRAMMED CONTROL:</b> Micro-Program example, simple design of Control Unit.	Presentation writing board	Formative/ Summative assessment
11	4	1,2,3, and 4	<b>MEMORY SYSTEM:</b> Memory Hierarchy, Semiconductor Memories, RAM(Random Access Memory)	Presentation writing board	Formative/ Summative assessment
12	4	1,2,3, and 4	<b>MEMORY SYSTEM:</b> Memory Hierarchy, Semiconductor Memories, RAM(Random Access Memory),	Presentation writing board	Formative/ Summative assessment

12	4	1,2,3, and 4	<b>MEMORY SYSTEM:</b> Read Only Memory (ROM), Types of ROM, Cache Memory, Performance considerations, Virtual memory, Paging, Secondary Storage, RAID.	Presentation writing board	Formative/ Summative assessment
13	4	1,2,3, and 4	<b>INPUT OUTPUT:</b> I/O interface, Programmed IO, Memory Mapped IO, Interrupt Driven IO, DMA	Presentation writing board	Formative/ Summative assessment
14	4	1,2,3, and 4	<b>MULTIPROCESSORS:</b> Characteristics of multiprocessors, Interconnection structures, Inter Processor Arbitration, Inter processor Communication and Synchronization, Cache Coherence.	Presentation writing board	Formative/ Summative assessment

### 11.Course Evaluation

15 degrees practical  
15 degrees Mid exam  
10 degrees evaluating the attendance and activities of homework  
60 degrees for final exam

### 12.Learning and Teaching Resources

Required textbooks (curricular books if any)	M. Moris Mano (2006), Computer System Architecture, 3rd edition, Pearson/PHI, India
Main references (sources)	Anrew S. Tanenbaum (2006), Structured Computer Organization, 5th edition, Pearson Education Inc,
Recommended books and references (scientific journals, reports...)	<ol style="list-style-type: none"> <li>1. Carl Hamacher, Zvonks Vranesic, SafeaZaky (2002), Computer Organization, 5th edition, McGraw Hill, New Delhi, India.</li> <li>2. William Stallings (2010), Computer Organization and Architecture- designing for performance, 8th edition, Prentice Hall, New Jersey.</li> <li>3. Anrew S. Tanenbaum (2006), Structured Computer Organization, 5th edition, Pearson Education Inc, John P. Hayes (1998), Computer Architecture and Organization, 3rd edition, Tata McGrawHill</li> </ol>
Electronic References, Websites	William Stallings (2010), Computer Organization and Architecture- designing for performance, 8th edition, Prentice Hall, New Jersey.

