

Ministry of Higher Education and Scientific Research - Iraq University of Technology Department of Computer Sciences Information System Branch



## MODULE DESCRIPTOR FORM نموذج وصف المادة الدر اسية

| Module Information<br>معلومات المادة الدر اسية |               |                 |                           |              |                                  |     |
|--|---------------|-----------------|---------------------------|--------------|----------------------------------|-----|
| Module Title                                   | Сомри         | ION AND         | Мо                        | dule Deliver | у                                |     |
| Module Type                                    | BASIC         |                 |                           |              | Theory                           |     |
| Module Code                                    | COLD12        | 3               |                           |              | Theory<br>Lecture<br>Lab         |     |
| ECTS Credits                                   | 6             |                 |                           |              | Tutorial<br>Practical<br>Seminar |     |
| SWL (hr/sem)                                   | 150           |                 |                           |              |                                  |     |
| Module Level                                   |               | 1               | Semester of Delivery      |              | 2                                |     |
| Administering D                                | epartment     | Type Dept. Code | College Type College Code |              |                                  |     |
| Module Leader                                  | Enas Tariq    |                 | e-mail Enas.T.Khudir@uob  |              | aghdad.edu.iq                    |     |
| Module Leader's Acad. Title                    |               | Lecturer        | Module Lo<br>Qualificat   |              |                                  | Msc |
| Module Tutor None                              |               |                 | e-mail                    | None         |                                  |     |
| Peer Reviewer Name                             |               |                 | e-mail                    |              |                                  |     |
| Review Commit                                  | ttee Approval |                 | Version N                 | umber        |                                  |     |

| Relation With Other Modules<br>العلاقة مع المواد الدراسية الأخرى |  |  |  |
|--|--|--|--|
| Prerequisite module None Semester                                |  |  |  |

| Co-requisites module  | None  | Semester  |  |
|---|---|---|--|
| Module  | Aims, Learning Outcomes and Indicative  | e Contents  |  |
|   | هداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية   | 5   |  |
| <ol> <li>1. 1-To gain proficiency in using computer hardware and software.</li> <li>2. 2-To become familiar with various digital technologies and tools.</li> <li>3. 3-To help individuals increase their productivity, improve their communication abilities, enhance their problem-solving skills, and access to a wide range of information and resources available on th internet.</li> <li>4. To introduce students to the fundamental concepts and principles of design.</li> <li>5. To develop students' skills in designing and analyzing digital logic of Computer students to apply logic design techniques to solve practice engineering problems.</li> <li>7. To enhance students' understanding of the relationship between logid design and computer architecture.</li> </ol> |   |   | s.<br>and gain<br>n the<br>les of logic<br>gic circuits.<br>actical  |
| Module Learning<br>Outcomes<br>مخرجات التعلم للمادة الدر اسية   | By the end of this module, students should be abl<br>1. Understand the basic principles of Boolean alg<br>2. Design, analyze, and optimize combinational lo<br>3. Design, analyze, and optimize sequential logic<br>4. Utilize programmable logic devices (PLDs) and<br>arrays (FPGAs) for logic design.<br>5. Apply simulation and verification techniques to<br>of logic circuits.<br>6. Understand the role of logic design in compute<br>systems.   | ebra and logic ga<br>ogic circuits.<br>circuits.<br>l field-programm<br>o validate the fur  | nable gate<br>nctionality  |
| Indicative Contents<br>المحتويات الإر شادية   | <b>Computer Organization:-</b><br>Evolution of Computers, Generation of Comp<br>Mainframe Computers, Personal Computers<br>Terminals (Different Types), Classification of Compu<br>Hybrid Computers, Classification of Compu<br>Characteristics of Computers, Block Diagram<br>Operating systems (OS), Types of OS, Dos and W<br>Input Devices (Mouse, Keyboard) Output Dev<br>Motherboard, Microprocessor (Central Process<br>Output Ports Unit, Buses, BIOS, Memory types, an<br>Data and information. Data representation in con<br>systems (Decimal, Binary, Octal, and Hexadecima<br>complement, Floating Point numbers, Cod | (Different Ty<br>nputers Analog l<br>aters according<br>of a Digital<br>Vindows operation<br>vices (Printers,<br>sing Unit (CPU)<br>and Storage units.<br>mputers, Different<br>al), 1's Compleme | rpes) and<br>Digital and<br>to size,<br>Computer.<br>ng system.<br>VDU,)<br>), Input /<br>nt number<br>ent and 2's |

|            | Programming Languages, software, Classification of software, Application                |  |  |  |
|------------|---|--|--|--|
|            | software and System Software, Structured Programming, Algorithms and                    |  |  |  |
|            | Flowcharts with Examples.   |  |  |  |
|            | Logic Design:-  |  |  |  |
|            | 1.Introduction to Logic Design  |  |  |  |
|            | . Overview of digital systems and their components<br>. Binary number systems and codes |  |  |  |
|            | . Boolean algebra and logic operations  |  |  |  |
|            | 2.Logic Gates and Combinational Logic Circuits  |  |  |  |
|            | . Basic logic gates (AND, OR, NOT, etc.) and their truth tables                         |  |  |  |
|            | . Simplification techniques (Boolean algebra, Karnaugh maps)                            |  |  |  |
|            | . Combinational logic circuits (adders, multiplexers, decoders, etc.)                   |  |  |  |
|            | . Timing analysis and hazards in combinational circuits                                 |  |  |  |
|            | 3.Sequential Logic Circuits   |  |  |  |
|            | . Flip-flops, latches, and registers  |  |  |  |
|            | . Analysis and design of sequential circuits (state machines)                           |  |  |  |
|            | . Synchronous and asynchronous sequential circuits                                      |  |  |  |
|            | . Timing considerations and clocking methodologies                                      |  |  |  |
|            | 4.Programmable Logic Devices (PLDs) and FPGAs   |  |  |  |
|            | . Introduction to PLDs and FPGAs  |  |  |  |
|            | . Implementation of logic circuits using PLDs and FPGAs                                 |  |  |  |
|            | . Configuration programming and hardware description languages (HDLs)                   |  |  |  |
|            | 5.Simulation and Verification   |  |  |  |
|            | . Simulation tools for logic design (e.g., VHDL, Verilog)                               |  |  |  |
|            | . Functional and timing simulation  |  |  |  |
|            | . Verification techniques (testbenches, formal verification)                            |  |  |  |
|            | 6. Logic Design and Computer Architecture   |  |  |  |
|            | . Relationship between logic design and computer architecture                           |  |  |  |
|            | . Introduction to processor design and memory systems                                   |  |  |  |
|            | . Logic design considerations for high-performance systems                              |  |  |  |
|            | Learning and Teaching Strategies  |  |  |  |
|            | استراتيجيات التعلم والتعليم   |  |  |  |
|            |   |  |  |  |
|            | 1. Conceptual Understanding: Focus on explaining fundamental concepts                   |  |  |  |
|            | and principles of logic design, such as Boolean algebra, logic gates, and               |  |  |  |
|            | truth tables.   |  |  |  |
|            | 2. Visual Representations: Utilize diagrams and flowcharts to visually                  |  |  |  |
|            | illustrate the structure and behavior of logic circuits.                                |  |  |  |
| Strategies | 3. Hands-on Activities: Provide opportunities for students to design and                |  |  |  |
| Strategies | implement logic circuits using simulation software, breadboards, or                     |  |  |  |
|            |   |  |  |  |
|            | hardware platforms.   |  |  |  |
|            | 4. Problem Solving: Assign problem-solving exercises and assignments that               |  |  |  |
|            | require students to analyze, design, and optimize logic circuits.                       |  |  |  |
|            | 5. Real-World Applications: Relate logic design concepts to practical                   |  |  |  |
|            | applications in computer processors, digital systems, and electronic                    |  |  |  |
|            |   |  |  |  |

| devices.  |
|---|
| <ul> <li>6.Group Collaboration: Encourage collaborative learning through group projects and activities to foster teamwork and communication skills.</li> <li>7. Simulation and Verification: Use logic simulation software or hardware description languages to simulate and verify logic circuits' functionality.</li> <li>8. Error Analysis: Discuss common errors in logic design and guide students in identifying and rectifying mistakes in their designs.</li> <li>9. Industry Practices: Introduce students to industry-standard design practices, tools, and methodologies used in logic design.</li> <li>10. Assessment and Feedback: Regularly assess students' understanding through quizzes and provide constructive feedback to guide their learning and improvement</li> </ul> |

| Student Workload (SWL)<br>الحمل الدر اسي للطالب                   |  |                 |                      |  |            |     |                        |
|---|--|-----------------|----------------------|--|------------|-----|------------------------|
| Structured SWL (h/sem) 93 الحمل الدراسي المنتظم للطالب خلال الفصل |  | 93              | 93 Structured SWL (1 |  | . , ,      |     | 6                      |
|   | <b>SWL (h/sem)</b><br>مل الدراسي غير المنتظم ل | 57 ال           |                      | Unstructured SV<br>المنتظم للطالب أسبو عيا |            |     | 3.4                    |
| Total SWL (h)<br>لطالب خلال الفصل                                 | <b>/sem)</b><br>الحمل الدر اسي الكلي ل         | 150             |                      |  |            |     |                        |
|   |  |                 |                      | e Evaluation                               |            |     |                        |
|   |  | ä               | ر اسيـ               | تقييم المادة الد                           |            |     |                        |
|   |  | Time/Nu<br>mber | W                    | /eight (Marks)                             | Week Due   |     | evant Learning<br>come |
|   | Quizzes  | 2               |                      | 10% (10)                                   | 5, 10      | LO  | #1, 2, 10 and 11       |
| Formative   | Assignments                                    | 2               |                      | 10% (10)                                   | 2, 12      | LO  | # 3, 4, 6 and 7        |
| assessment  | Projects / Lab.                                | 1               |                      | 10% (10)                                   | Continuous |     |                        |
|   | Report   | 1               |                      | 10% (10)                                   | 13         | LO  | # 5, 8 and 10          |
| Summative   | Midterm Exam                                   | 2 hr            |                      | 10% (10)                                   | 7          | LO  | # 1-7                  |
| assessment  | Final Exam                                     | 2hr             |                      | 50% (50)                                   | 16         | All |                        |
| Total assessment  |  |                 | 10                   | 0% (100 Marks)                             |            |     |                        |

|  | <b>Delivery Plan (Weekly Syllabus)</b><br>المنهاج الاسبوعي النظري  |                  |  |  |  |
|--|--|------------------|--|--|--|
|  |  | Material Covered |  |  |  |
| Week 1         Introduction to computer architecture , Computer definition, History of computer system |  |                  |  |  |  |
|  | Week 2         Application with computer system           Week 2         Computer classification [ analog, digital, h• Input units, Output units ybrid], Main parts of a personal computer, Hardware: the structure of computer system , |                  |  |  |  |

|         | Central processing units [CPU], CPU components [ALU,RS,CU], CPU operations,              |
|---------|--|
| Week 3  | Main memory, Primary storage, Type of main memory [RAM,ROM]                              |
|         | Instruction format with memory, Secondary storage, Type of secondary storage             |
| Week 4  | Software Programs and application programs and utilities , System software and operating |
|         | system and utilities ,Application packages.  |
| Week 5  | Software Programs and application programs and utilities ,System software and operating  |
|         | system and utilities, Application packages.  |
|         | Number system  |
|         | • Decimal.   |
| Week 6  | Binary   |
|         | • Octal.   |
|         | Hexadecimal  |
|         | Addition and subtraction   |
| Week 7  | • binary   |
|         | • octal  |
|         | • Hexadecimal.   |
| Week 8  | Logic gates.   |
|         | Boolean algebra and simplification and demorgan's  |
| Week 9  | ➢ K-map.   |
|         | Combinational universal NAND and NOR logic.  |
| Week 10 | > Half-adder   |
| week 10 | > full-adder   |
|         | <ul> <li>4- bit parallel adder, and Subtract adder.</li> </ul>                           |
| Week 11 | <ul> <li>Decoder, encoder</li> <li>Multiplever, and DE multiplever</li> </ul>            |
| Week 12 | Multiplexer, and DE multiplexer.   |
|         | Sequential logic circuits and Flip-flop, SR, D, and JK flip-flop.                        |
| Week 13 | Shift register 3-bit and 4-bit.  |
| Week 14 | Binary counter 3-bit and 4-bit.  |
| Week 15 | Preparatory Week   |
| Week 16 | Final Exam   |

| Delivery Plan (Weekly Lab. Syllabus)<br>المنهاج الاسبوعي للمختبر |  |  |  |  |
|--|--|--|--|--|
|  | Material Covered   |  |  |  |
| Week 1   | Lab 1: Logic gates.                                      |  |  |  |
| Week 2   | Lab 2: Boolean algebra and simplification and demorgan's |  |  |  |
| Week 3   | Week 3     Lab 3: K-map, Half-adder, full-adder          |  |  |  |
| Week 4   | Lab 4: 4-bit parallel adder, and Subtract adder          |  |  |  |

| Week 5 | Lab 5: Decoder, encoder, multiplexer, and de-multiplexer                |
|--------|---|
| Week 6 | Lab 6: Sequential logic circuits and Flip-flop, SR, D, and JK flip-flop |
| Week 7 | Shift registers 3-bit and 4-bit, Binary counter 3-bit and 4-bit.        |

| Learning and Teaching Resources<br>مصادر التعلم والتدريس |  |                       |  |  |
|--|--|-----------------------|--|--|
| Text Available in the Library?                           |  |                       |  |  |
| Required Texts   | 1. Computer System Architecture M.Morris Mano        | Yes                   |  |  |
| Recommended Texts  | 2. Digital fundamentals by Floyd, 2009               | No                    |  |  |
| Websites   | 3. Fundamental of digital logic and Microcomputer de | sign, fifth addition. |  |  |

## **APPENDIX:**

| GRADING SCHEME<br>مخطط الدر جات |                         |             |           |                                       |  |
|---------------------------------|-------------------------|-------------|-----------|---------------------------------------|--|
| Group                           | Grade                   | التقدير     | Marks (%) | Definition                            |  |
|                                 | A - Excellent           | امتياز      | 90 - 100  | Outstanding Performance               |  |
|                                 | <b>B</b> - Very Good    | جيد جدا     | 80 - 89   | Above average with some errors        |  |
| Success Group<br>(50 - 100)     | C - Good                | جيد         | 70 - 79   | Sound work with notable errors        |  |
| (30 - 100)                      | <b>D</b> - Satisfactory | متوسط       | 60 - 69   | Fair but with major shortcomings      |  |
|                                 | E - Sufficient          | مقبول       | 50 - 59   | Work meets minimum criteria           |  |
| Fail Group                      | FX – Fail               | مقبول بقرار | (45-49)   | More work required but credit awarded |  |
| (0 - 49)                        | <b>F</b> – Fail         | راسب        | (0-44)    | Considerable amount of work required  |  |
|                                 |                         |             |           |                                       |  |
| Note:                           |                         |             |           |                                       |  |

NB Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.